schizoidman@lemm.ee to

RISC-V@lemmy.mlEnglish · 26 days ago

Chinese RISC-V project teases 2025 debut of advanced chip

www.theregister.com

0

28

Chinese RISC-V project teases 2025 debut of advanced chip

www.theregister.com

schizoidman@lemm.ee to

RISC-V@lemmy.mlEnglish · 26 days ago

0

Third-gen Xiangshan may be close to performance of Arm’s made-for-HPC Neoverse 2

You must log in or # to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
39 users / week
154 users / month
452 users / 6 months
4 local subscribers
920 subscribers
232 Posts
256 Comments
Modlog

mods:
testman@lemmy.ml